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ABSTRACT  
Top-gated graphene transistors operating at high frequencies (GHz) have been fabricated and their 
characteristics analyzed. The measured intrinsic current gain shows an ideal 1/f frequency 
dependence, indicating an FET-like behavior for graphene transistors.  The cutoff frequency fT is 
found to be proportional to the dc transconductance gm of the device, consistent with the relation 
fT=gm/(2πCG).  The peak fT increases with a reduced gate length, and fT as high as 26 GHz is 
measured for a graphene transistor with a gate length of 150 nm.  The work represents a significant 
step towards the realization of graphene-based electronics for high-frequency applications. 
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Graphene is a two-dimensional (2D) material with great potential for electronics [1, 2].  With 
essentially the same lattice structure as an unwrapped carbon nanotube [3], graphene shares 
many of the advantages of nanotubes, such as the highest intrinsic carrier mobility at room 
temperature of any known materials [4-6].  This makes these carbon-based electronic materials 
particularly promising for high-frequency circuits.  However, due to the high impedance of a 
single carbon nanotube transistor, high-frequency properties of nanotubes were investigated 
indirectly using various mixing techniques [7, 8], and direct ac measurements of these devices at 
GHz frequencies were realized only recently [9, 10], enabled by the larger device current in 
nanotube arrays.  In contrast, one distinct advantage of graphene lies in its 2D nature, so that the 
drive current of a graphene device, in principle, can be easily scaled up by increasing the device 
channel width.  This width scaling capability of graphene is of great significance for realizing 
high-frequency graphene devices with sufficient drive current for large circuits and associated 
measurements.  Furthermore, the planar graphene allows for the fabrication of graphene devices 
and even integrated circuits utilizing well-established planar processes in the semiconductor 
industry.  Recently, it was shown that graphene devices can exhibit current gain in the 
microwave frequency range [11].  Despite intense activities on graphene research, the intrinsic 
high-frequency transport properties of graphene transistors have not been systematically studied. 
This letter presents the first comprehensive experimental studies on the high-frequency 
response of top-gated graphene transistors for different gate voltages and gate lengths.  The 
intrinsic current gain of the graphene transistors was found to decrease with increasing frequency 
and follows the ideal 1/f dependence expected for conventional FETs.  This not only verifies the 
ac measurement and de-embedding procedures used here for extracting the intrinsic high-
frequency properties, but also suggests a conventional FET-like behavior for graphene 
transistors.  The cutoff frequency fT deduced from S parameter measurements exhibits strong 
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gate voltage dependence and is proportional to the dc transconductance.  The peak cut-off 
frequency is found to be inversely proportional to the square of the gate length, and for a gate 
length of 150 nm, a peak fT as high as 26 GHz is obtained.  
Figure 1 shows the device layout of graphene field-effect transistors with probe pads designed 
for high-frequency measurements.  Graphene was prepared by mechanical exfoliation on a high-
resistivity Si substrate (>10 kΩ⋅cm) covered by a layer of 300nm thermal SiO2, and Raman 
spectroscopy was employed to count the number of graphene layers.  The inset of Fig. 1(b) 
shows the optical image of a graphene flake, where the region on the left was identified to be 
single-layer graphene.  Source and drain electrodes made of 1 nm Ti as the adhesion layer and 50 
nm-thick Pd were defined by e-beam lithography and lift-off.  A 12-nm-thick Al2O3 layer was 
then deposited by atomic layer deposition (ALD) at 250ºC as the gate insulator.  In order to form 
a uniform coating of oxide on graphene, a functionalization layer consisting of 50 cycles of NO2-
TMA (trimethylaluminum) was first deposited prior to the growth of gate oxide [12, 13].  This 
NO2-TMA functionalization layer was essential for the ALD process to achieve thin (<10 nm) 
gate dielectrics on graphene without producing pinholes that cause gate leakage.  The dielectric 
constant of ALD-grown Al2O3 is determined by C-V measurements and found to be about 7.5.  
Lastly, 10nm/50nm Pd/Au was deposited and patterned to form the top gate. As shown in Fig. 
1(b), the source electrodes were designed to overlap the entire graphene flake (see figure inset) 
in order to minimize the uncertainty in the de-embedding process for high-frequency S-
parameter measurements, as explained below.  In the device shown in Fig. 1(b), the distance 
between the source and drain electrodes is 500 nm, and the top gate underlaps the source-drain 
gap with a gate length LG of 360 nm.  The total gate width (or channel width), including both 
channels, is ~ 40µm.  Fig. 1(a) shows the optical image of the complete device layout where the 
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standard ground-signal-ground probing pads are realized for the gate and the drain to allow for 
transition from coax to on-chip coplanar waveguide (CPW) electrodes.  
Measurements of dc electrical properties of graphene devices were performed in order to gain 
insight into their high-frequency response.  In addition, the dc electrical characteristics were 
monitored at each fabrication step so that issues affecting the final device performance could be 
identified.  Fig. 2 shows the conductance, G = ID/VD, of a graphene device before ALD oxide 
deposition, using the Si substrate as the back gate and a dc source-drain bias VD of 100 mV.  The 
field-effect mobility µeff can be calculated using the relation ∆σ = q ∆n µeff , where n is the 2D 
carrier density that is controlled by the gate voltage. For this as-prepared graphene device, µeff is 
estimated to be 400 cm2/V⋅s.  After the deposition of top gate dielectrics by ALD, there was 
significant reduction in both the device conductance and field-effect mobility (see inset of Fig. 
2)).  The current and mobility degradation in the oxide-covered devices may be attributed to 
charged impurity scattering associated with the NO2 functionalization layer and interface phonon 
scattering in the oxide [4].  Similar impact of the oxide environment on electrical properties of 
graphene was previously observed [14, 15], and these results indicate that further oxide 
optimization or alternative dielectrics are required in order to benefit from the high intrinsic 
mobilities in graphene. 
The dc electrical characteristics of the completed graphene device after the deposition of the 
top-gate electrode are shown in Fig. 3(a).  The inset shows the measured current as a function of 
(top-gate) voltage VG at a drain bias of VD = 100 mV.  Despite the small on/off ratio, the 
graphene devices are essentially ambipolar field-effect transistors, as indicated by the "V"-shape 
gate dependence in the measured ID-VG curve.  In these graphene field-effect transistors (GFET), 
the transport is dominated by electrons and holes for positive and negative gate voltages, 
respectively, and the conductance minimum is denoted as the Dirac point where electrons and 
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holes make equal contributions to the transport.  Compared with the inset of Fig. 2 for the back-
gated device, the top-gated GFET exhibits no discernible changes in minimum conductance or 
the on-current, indicating that metallization of top-gate electrodes did not alter the properties of 
graphene channel.  Fig. 3(a) shows the n-type output characteristics, ID-VD, of the graphene 
transistor at various gate voltages.  It is found that the top-gated GFETs studied here exhibit a 
nearly linear ID-VD dependence up to 1.6 V for the gate voltage ranges measured.  This lack of 
current saturation is due to the fact that graphene is a zero-gap semiconductor.  It has been 
suggested that velocity saturation at higher biases may lead to the current saturation phenomenon 
in graphene transistors [16].  However, a higher carrier mobility may be required to achieve this 
saturation velocity within the drain bias of practical interest. 
The high-frequency performance of a transistor for small-signal response is mainly determined 
by the transconductance gm = dID/dVG.  Fig. 3(b) shows the measured transconductance of the 
GFET as a function of gate voltage VG for different drain biases.  Both the sign and magnitude of 
gm are found to be strongly dependent on the gate voltage.  The negative gm branch represents p-
type transport dominated by holes, and gm changes sign with increasing gate voltage as the 
channel becomes n type. For both branches, the magnitude of gm rises with increasing VD 
because the graphene transistor possesses nearly linear ID-VD output characteristics in this 
operation regime.  At VD = 1.6 V, the peak gm values are ~45 mS/mm and -35mS/mm for n and p 
branches, respectively, in this 360-nm-gate device. 
To probe the high-frequency response of the GFET, on-chip microwave measurements were 
carried out using a HP8510 vector network analyzer up to 10 GHz to obtain the scattering S-
parameters that relate the ac currents and voltages between the drain and the gate of the GFET.  
A standard open, short and load calibration was employed to calibrate the network analyzer, and 
short and open structures were used to de-embed the signals of the parasitic capacitance and the 
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series resistance associated with the pads and connections.  This de-embedding procedure is a 
well-established standard and is performed here using a specific "open" test structure without 
graphene and a "short" test device where the gate, source, and drain electrodes are all connected 
by metals.  To achieve high fidelity in the de-embedding process, the layouts of these open and 
short structures are strictly identical to that of the active device except in the graphene channel.  
The de-embedded S parameters constitute a complete set of coefficients to describe intrinsic 
input and output behaviors of the graphene device, and can be used to derive other important 
electrical properties such as gain.  Fig. 4(a) shows the magnitude of all of the four de-embedded 
S-parameters of the GFET measured at VG = 0.5V and VD = 1.6 V as a function of frequency, 
and the corresponding short circuit small-signal current gain h21 = iD/iG calculated from the 
measured S parameters is shown in Fig. 4(b). 
In Fig. 4(b), the de-embedded current gain h21 decreases with increasing frequency following 
the 1/f slope expected for a conventional FET.  In a regular FET, this 1/f frequency dependence 
of h21, equivalent to a decay slope of -20dB/decade, results from the gate impedance given by Z 
= 1/jωCG, where ω = 2πf and CG is the gate capacitance, that decreases with increasing 
frequency.  Therefore, the 1/f dependence of current gain obtained in Fig. 4(b) is significant 
because it not only validates the high-frequency measurements and the de-embedding procedures 
used to extract the intrinsic GFET characteristics, but it also suggests regular FET-like behaviors 
for graphene transistors as a function of frequency.  One of the important figures of merit for 
characterizing high-frequency transistors is the cut-off frequency fT, defined as the frequency 
where the current gain becomes unity (h21 = 1).  In practice, for a transistor possessing the ideal 
-20dB/decade slope for h21, the cut-off frequency fT is determined by the product of h21 and 
frequency, i.e. f × h21(f), over the measured frequency range.  Thus, for the device shown in Fig. 
4, the cut-off frequency fT can be determined by either approach to be ~ 4 GHz. 
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The high-frequency operation of the graphene transistor is found to be highly dependent on the 
dc bias condition.  Fig. 5 shows the measured cut-off frequency fT of the GFET as a function of 
gate voltage.  At all gate voltages, the de-embedded current gain h21 exhibits the 1/f frequency 
dependence similar to that shown in Fig. 4(b), so that the cut-off frequency can be reliably 
determined.  The n-branch of the graphene transistor is shown here because of the higher 
transconductance for electrons than for holes in this device.  The dc transconductance gm of the 
GFET device is also plotted in Fig. 5 (right axis) as a function of gate voltage, where the strong 
correlation between gm and fT can be clearly observed.  As the gate voltage is varied, fT follows 
the modulation of gm, with a maximum cut-off frequency of ~ 4 GHz corresponding to the peak 
transconductance of 1.6 mS at VG = 0.5 V.  The inset of Fig. 5 plots the measured fT as a 
function of device transconductance gm, showing a linear dependence between the two 
quantities.  In an FET, the cut-off frequency is proportional to the transconductance and given by 
fT = gm/(2π CG), where CG is the total gate capacitance.  Using this relation, a gate capacitance of 
CG ≅ 72 fF can be extracted by the fitted slope in the inset of Fig. 5.  This gate capacitance can 
also be independently estimated from the device geometry and gate dielectrics.  Based on the 
gated area of approximately 360nm by 40 µm for this GFET, the gate capacitance is calculated 
to be ~80 fF, which is in close agreement with extracted values from fT and gm measurements.  
These results show that the high-frequency behavior of these graphene transistors can be 
described as an FET with a static, constant gate capacitance within a significant portion of the 
bias range. 
In principle, the maximum cut-off frequency of an FET can be improved by reducing the gate 
length.  To investigate the length dependence of fT in graphene devices, graphene transistors with 
various gate lengths down to 150 nm were fabricated and investigated for their high-frequency 
operations.  All of the graphene devices studied here were prepared in one batch and on the same 
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chip in order to minimize the device-to-device variations introduced in the fabrication processes.  
As before, mobility degradation was observed in all devices after ALD oxide deposition.  The 
maximum fT was found to increase with reduced gate lengths, as expected, and for the 150-nm-
gate GFET, a peak cut-off frequency as high as 26 GHz was obtained, as shown in Fig. 6.  To the 
authors’ knowledge, this is the highest value measured for graphene transistors to date.  The 
inset of Fig. 6 shows the maximum cut-off frequency as a function of gate length LG measured at 
a drain bias VD = 1.6 V.  By reducing the gate length from 500 to 150 nm, the maximum fT was 
increased from 3 to 26 GHz.  Furthermore, the length dependence of maximum fT in graphene 
transistors can be fit by fT ~ 1/LG2, as shown by the solid line in the inset of Fig. 6.  This 1/LG2 
length dependence of maximum fT can be qualitatively understood based on the transient time of 
carriers in the graphene channel, as follows. The cut-frequency fT of a transistor is mainly 
determined by the minimum time τ required for a carrier to travel across the channel, i.e. fT ∝ 1/τ 
= vd/LG, where vd is the carrier drift velocity.  Since the devices considered here operate in the 
linear Id-Vd regime, the drift velocity is proportional to the drive field given by vd = µeff ⋅ Ed, 
where Ed is the electric field in the channel that is inversely proportional to the gate length for a 
given drain bias.  Therefore, it follows that fT ~ µeff ⋅ (VD/LG) /LG ~ 1/LG2. 
In summary, top-gated graphene transistors of various gate lengths were fabricated and their 
high-frequency response was directly characterized by standard S-parameter measurements.  The 
short-circuit current gain showed the ideal 1/f frequency dependence, confirming the 
measurement quality and the FET-like behavior for graphene devices.  As the gate voltage is 
varied, the measured fT was found to be proportional to the dc transconductance gm, following 
the relation fT = gm/(2π CG).  Furthermore, fT was found to increase with decreasing channel 
length, with the scaling dependence fT ~ 1/LG2 for the GFETs studied here.  A peak cut-off 
frequency fT as high as 26 GHz was measured for a 150-nm-gate graphene transistor, 
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establishing the state of the art for graphene transistors.  These results also indicate that if the 
high mobility of graphene can be preserved during the device fabrication process, a cut-off 
frequency approaching THz may be achieved for graphene FET with a gate length of just 50nm 
and carrier mobility of 2000 cm2/V⋅s.  
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Rooks, and J. Bucchignano for the expert technical assistance. This work is supported by 
DARPA under contract FA8650-08-C-7838 through the CERA program. 
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FIGURE CAPTIONS  
Fig. 1: (a) Optical image of the device layout with ground-signal-ground accesses for the drain 
and the gate. (b) (False color) SEM image of the graphene channel and contacts.  The inset 
shows the optical image of the as-deposited graphene flake (circled area) prior to the formation 
of electrodes. (c) Schematic cross-section of the graphene transistor.  Note that the device 
consists of two parallel channels controlled by a single gate in order to increase the drive current 
and device transconductance. 
Fig. 2: Measured conductance as a function of back-gate voltage VBG of the graphene transistor 
before depositing the top-gate dielectric.  The inset shows the same device after the deposition of 
Al2O3 by ALD.  The two arrows represent the sweeping direction of the gate voltage. 
Fig. 3: (a) Measured output characteristics of the graphene transistor for various top-gate 
voltages. The inset shows the transfer characteristics at a drain voltage of 100 mV. (b) Measured 
transconductance as a function of gate voltage VG for different drain voltages.  The 
transconductance changes sign as gate voltages increases because of the ambipolar transport.  
For each drain voltage, the magnitude of the transconductance exhibits peak values at negative 
and positive gate voltages, corresponding to the p- and n-branch of the carrier transport, 
respectively. 
Fig. 4: (a) Measured scattering parameters, S11, S12, S21 and S22, of a graphene transistor after de-
embedding. (b) The current gain h21 calculated from the measured S parameters as a function of 
frequency.  The de-embedded current gain h21 is inversely proportional to the frequency for a 
significant portion of the frequency range.  The solid line corresponds to the ideal 1/f 
dependence, or equivalently, -20 dB/decade slope, of the current gain.  The cut-off frequency is 
determined to be 4 GHz.  The drain and gate voltages are 1.6 V and 0.5 V, respectively. 
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Fig. 5: Measured cut-off frequency fT (left axis) and dc transconductance gm (right axis) as a 
function of gate voltage.  The drain bias is 1.6 V.  Inset: measured fT as a function of gm, 
showing the linear dependence between the two quantities.  
Fig. 6: Measured current gain h21 as a function of frequency of a GFET with LG=150 nm, 
showing a cut-off frequency at 26 GHz.  The dashed line corresponds to the ideal 1/f dependence 
for h21.  Inset: the maximum fT as a function gate length for the four GFETs measured.  All 
devices are biased at VD = 1.6 V.  The solid line corresponds to the 1/LG2 dependence for peak 
fT. 
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